A Fractional-N Sub-Sampling PLL using a Pipelined Phase-Interpolator aided DTC
نویسندگان
چکیده
Fractional-N PLL is an essential part of modern wireless communication systems. The ever-increasing demand for higher data transfer rates while operating in heavily crowded frequency bands demands top-notch performance from the frequency synthesizers. In order to satisfy the tough requirements put forth by modern communication standards, researchers around the world have examined many innovative technologies in the recent years [4] [5] [6].
منابع مشابه
Submission Format for IMS2004 (Title in 18-point Times font)
In a classical PLL, the phase detector (PD) and charge pump (CP) noise is multiplied by N, when referred to the VCO output, due to the divide-by-N in the feedback path. It often dominates the in-band phase noise and limits the achievable PLL jitter·power Figure-Of-Merit (FOM). A subsampling PLL uses a PD that sub-samples the high frequency VCO output with the reference clock. The PD and CP nois...
متن کاملFractional/Integer-N PLL Basics
Phase Locked Loop (PLL) is a fundamental part of radio, wireless and telecommunication technology. The goal of this document is to review the theory, design and analysis of PLL circuits. PLL is a simple negative feedback architecture that allows economic multiplication of crystal frequencies by large variable numbers. By studying the loop components and their reaction to various noise sources, ...
متن کاملSession 4 - Frequency and phase generation techniques
In a classical PLL, the phase detector (PD) and charge pump (CP) noise is multiplied by N, when referred to the VCO output, due to the divide-by-N in the feedback path. It often dominates the in-band phase noise and limits the achievable PLL jitter•power Figure-Of-Merit (FOM). A sub-sampling PLL uses a PD that sub-samples the high frequency VCO output with the reference clock. The PD and CP noi...
متن کاملA 0.048mm 3mW Synthesizable Fractional-N PLL with a Soft Injection-Locking Technique
Phase-locked loops (PLLs) are a crucial building block in modern Systems-onChip (SoCs), which contain microprocessors, I/O interfaces, memories, power management, and communication systems. Fully synthesizable PLLs [1-2], designed using a pure digital design flow, have been proposed to reduce the design cost and allow easier integration. To achieve high-frequency resolution, PLLs are required t...
متن کاملA 4.4-5.4GHz digital fractional-N PLL using ΔΣ frequency-to-digital converter
A phase interpolator (PI) based fractional divider is used to improve the quantization noise shaping properties of a 1-bit ∆Σ frequency-to-digital converter (FDC). Fabricated in 65nm CMOS process, the prototype calibration-free fractional-N Type-II PLL employs the proposed FDC in place of a high resolution TDC and achieves -102dBc/Hz in-band phase noise and 852fsrms integrated jitter (1k-40M) w...
متن کامل